



General Description

The MAX1582/MAX1582Y drive up to six white LEDs in series with a constant current to provide display backlighting for two (main and sub-) displays in cell phones and other handheld devices. This configuration eliminates the need for ballast resistors and expensive factory calibration. The proprietary dual-output, step-up pulse-width modulation (PWM) converter includes a low RDSON n-channel MOSFET switch for high efficiency and maximum battery life.

The MAX1582/MAX1582Y utilize 1MHz current-mode PWM control to allow small input and output capacitors and a small inductor, while minimizing ripple on the input supply and avoiding interference to sensitive circuitry in the equipment. Integrated overvoltage protection (27V for the MAX1582 and 18V for the MAX1582Y) eliminates the need for an external zener diode to protect the IC from open circuit. Flexible dimming control utilizes either an analog control signal or direct digital PWM control without external RC filtering. This also increases dimming accuracy at low brightness levels. The PWM dimming signal can be any frequency from 200Hz to 200kHz. Soft-start eliminates inrush current during startup.


The MAX1582/MAX1582Y are available in tiny 4×4 chip-scale (UCSPTM) and 12-pin thin QFN packages.

Applications

Cell Phones with One or Two Displays Smart Phones, Palmtops, and Wireless Handhelds

Other Handheld Devices with Dual Displays

Typical Application Circuit



Features

- ♦ Accurate Current Regulation for Uniform Illumination
- Lights Up Two LED Sections for Main and Subdisplays
- ♦ Up to 84% Efficiency
- ♦ Internal High-Power, 30V MOSFET
- ♦ Low 15mV_{P-P} Input Ripple
- ♦ Flexible Dimming Control
 Analog DAC Controlled
 Direct-Digital PWM (No RC Required)
 from 200Hz to 200kHz
- ♦ Overvoltage Protection to Eliminate Zener Diode
- **♦ Constant 1MHz PWM Operation**
- ♦ Low-Profile Inductor and Capacitors
- ♦ Soft-Start Eliminates Inrush Current
- ♦ 2.6V to 5.5V Input
- ♦ 0.01µA (typ) Shutdown Current
- ♦ Tiny UCSP (2.1mm × 2.1mm × 0.61mm) and Thin QFN (4mm × 4mm) Packages


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK
MAX1582EBE-T	-40°C to +85°C	16 UCSP-16	1582EBE
MAX1582ETC	-40°C to +85°C	12 Thin QFN-EP*	AACE
MAX1582YEBE-T	-40°C to +85°C	16 UCSP-16	1582YEBE
MAX1582YETC	-40°C to +85°C	12 Thin QFN-EP*	AAEV

*EP = Exposed paddle.

UCSP is a trademark of Maxim Integrated Products, Inc.

Pin Configurations



MIXIM

Maxim Integrated Products

ABSOLUTE MAXIMUM RATINGS

V+, VP, CTRL to GND0.3V to +6.0V	Conti
PGND to GND0.3V to +0.3V	12-
LX, OUT1 to GND0.3V to +30V	16-
OUT2 to GND0.3V to +14V	Oper
COMP, CS, EN1, EN2 to GND0.3V to $(V_{V+} + 0.3V)$	Junct
ILX 1ARMS	Stora

Continuous Power Dissipation ($T_A = +70$ °C)	
12-Pin Thin QFN (derate 16.9mW/°C above +70°C)1	
16-Pin UCSP (derate 6.5mW/°C above +70°C)	518mW
Operating Temperature Range40°C to	+85°C
Junction Temperature	+150°C
Storage Temperature Range65°C to	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{V+}=+3.0V, V_{OUT1}=20V, L1=22\mu H, C_{OUT}=0.1\mu F, C_{COMP}=0.022\mu F, R_{SENSE}=7.5\Omega, V_{CTRL}=+1.5V, EN1=EN2=V+, T_A=0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
Supply Voltage		2.6		5.5	V			
Undervoltage Lockout (UVLO) Threshold	V+ rising or falling		2.10	2.38	2.55	V		
UVLO Hysteresis								
Quiescent Current	No switching, $V_{CTRL} = V_{CS} = +0.25V$				0.40	0.56	mA	
Shutdown Supply Current	EN1 = EN2 = GND, OUT1 = V+	$T_{\Delta} = +25^{\circ}C$				1	μΑ	
Overvoltage Lockout (OVLO)	MAX1582		1,11	26	0.1 27	29		
Threshold (Rising)	MAX1582Y			17	18	19	V	
0.4.0.1.	MAX1582	MAX1582					.,	
OVLO Hysteresis	MAX1582Y						V	
	MAX1582, V _{OUT1} = +26V, EN1 = EN2	20	40	65				
OUT4 Invest Bing Output	MAX1582Y, V _{OUT1} = +16V, EN1 = EN:	20	40	65				
OUT1 Input Bias Current	OUT1 = V+, EN1 = EN2 = GND	T _A = +25°C		0.01	1	μΑ		
	0011 = V+, EN1 = EN2 = GND		T _A = +85°C		0.05			
Output Voltage Dange (Nets 2)	MAX1582			(V _{V+} - V _{DIODE})		25.5	- V	
Output Voltage Range (Note 2)	MAX1582Y	(V _{V+} - V _{DIODE})		17.0				
ERROR AMPLIFIER				•			•	
CTRL to CS Regulation	$V_{CTRL} = +1.0V, V_{V+} = +2.6V \text{ to } +5.5V$			0.095	0.100	0.106	V	
CS Input Bias Current	Vcs = Vctrl / 10		$T_A = +25$ °C		0.01	1		
C3 Input bias Current	VCS = VCTRL7 TO		$T_A = +85^{\circ}C$		1		μΑ	
CTRL Input Resistance	0 < V _{CTRL} < +1V	290	500	780	kΩ			
CS to COMP Transconductance	$V_{COMP} = +1.0V$	32	50	82	μS			
OSCILLATOR								
Operating Frequency		0.80	1.0	1.25	MHz			
Minimum Duty Cycle	PWM mode				12		%	
William Duty Oyole	Pulse skipping		0		/0			
Maximum Duty Cycle	CTRL = V+, CS = GND			91	94		%	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{V+} = +3.0V,\ V_{OUT1} = 20V,\ L1 = 22\mu H,\ C_{OUT} = 0.1\mu F,\ C_{COMP} = 0.022\mu F,\ R_{SENSE} = 7.5\Omega,\ V_{CTRL} = +1.5V,\ EN1 = EN2 = V+,\ \textbf{T_A} = \textbf{0}^{\circ}\textbf{C}\ \textbf{to}\ +\textbf{85}^{\circ}\textbf{C},\ unless otherwise noted.\ Typical\ values\ are\ at\ T_{A} = +25^{\circ}C.)\ (Note\ 1)$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
N-CHANNEL SWITCH							
LX On-Resistance							
LVI ookaga Current	V _I x = +28V	T _A = +25°C		0.01	5		
LX Leakage Current	VLX = +20V	T _A = +85°C		0.02		μΑ	
LX Current Limit	Duty cycle = 90%		450	650	950	mA	
MAIN AND SUBDISPLAY ON/OFF	SWITCHES						
OUT1 to OUT2 On-Resistance	EN1 = GND, EN2 = V+			2.5		Ω	
OUT2 to CS On-Resistance	EN1 = V+, EN2 = GND			2.5		Ω	
OUT1 to OUT2 Leakage Current	EN1 = EN2 = V+, V _{OUT1} = 25V, V _{OUT2} = +	9V, T _A = +85°C		0.05		μΑ	
OUT2 to CS Leakage Current	EN1 = EN2 = V+, V _{OUT2} = 12V, V _{CS} = 0,	Γ _A = +85°C		0.05		μΑ	
EN1 and EN2 Logic Input Voltage High	+2.6V < V _{V+} < +5.5V	1.6			V		
EN1 and EN2 Logic Input Voltage Low	+2.6V < V _{V+} < +5.5V			0.6	V		
EN1 and EN2 Input Lookage	Mr. Verra Verra 15 5V	T _A = +25°C		0.02	1		
EN1 and EN2 Input Leakage	$V_{V+} = V_{EN1} = V_{EN2} = +5.5V$	T _A = +85°C		0.1		μΑ	

ELECTRICAL CHARACTERISTICS

 $(V_{V+} = +3.0V, V_{OUT1} = +20V, L1 = 22\mu H, C_{OUT} = 0.1\mu F, C_{COMP} = 0.022\mu F, R_{SENSE} = 7.5\Omega, V_{CTRL} = +1.5V, EN1 = EN2 = V+, T_A = -40^{\circ}C$ to +85°C, unless otherwise noted.) (Notes 1, 3)

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Supply Voltage		2.6	5.5	V
Undervoltage Lockout (UVLO) Threshold	V+ rising or falling	2.10	2.55	V
Quiescent Current	No switching, $V_C = +0.25V$		0.56	mA
Overvoltage Lockout (OVLO)	MAX1582	26	29	V
Threshold (Rising)	MAX1582Y	17	19	V
OUT1 Input Bias Current	V _{OUT1} = +26V, EN1 = EN2 = V+	20	65	μΑ
ERROR AMPLIFIER				
CTRL to CS Regulation	$V_{CTRL} = +1.0V, V_{V+} = +2.6V \text{ to } +5.5V$	0.093	0.107	V
CTRL Input Resistance	0 < V _{CTRL} < +1.0V	290	780	kΩ
CS to COMP Transconductance	$V_{COMP} = 1.0V$	32	85	μS
OSCILLATOR				
Operating Frequency		0.75	1.30	MHz

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{V+} = +3.0V, V_{OUT1} = +20V, L1 = 22\mu H, C_{OUT} = 0.1\mu F, C_{COMP} = 0.022\mu F, R_{SENSE} = 7.5\Omega, V_{CTRL} = +1.5V, EN1 = EN2 = V+, T_A = -40^{\circ}C$ to +85°C, unless otherwise noted.) (Notes 1, 3)

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Maximum Duty Cycle	CTRL = V+, CS = GND	91		%
N-CHANNEL SWITCH				
LX On-Resistance			2.25	Ω
LX Current Limit	Duty cycle = 90%	450	950	mA

Note 1: Limits are 100% production tested at $T_A = +25$ °C for UCSP parts. Limits over the entire operating temperature range are guaranteed by design and characterization but are not production tested.


Note 2: The minimum output voltage is the input voltage minus the forward voltage drop of the Schottky diode:


 $V_{OUT(MIN)} = V_{V+} - V_{DIODE}$


Note 3: Specifications to -40°C are guaranteed by design and not production tested.


Typical Operating Characteristics


(See the *Typical Applications Circuit*, $V_{V+} = V_{VP} = 3.6V$, $I_{LED} = 15$ mA, $L1 = 22\mu$ H, $C_{OUT1} = 0.1\mu$ F, $C_{COMP} = 0.022\mu$ F, $R_{SENSE} = 7.5\Omega$, $V_{CTRL} = 1.5V$, 4 LEDs, $T_A = +25$ °C, unless otherwise noted.)
















Typical Operating Characteristics (continued)

(See the *Typical Applications Circuit*, $V_{V+} = V_{VP} = 3.6V$, $I_{LED} = 15$ mA, $L1 = 22\mu$ H, $C_{OUT1} = 0.1\mu$ F, $C_{COMP} = 0.022\mu$ F, $R_{SENSE} = 7.5\Omega$, $V_{CTRL} = 1.5V$, 4 LEDs, $T_A = +25$ °C, unless otherwise noted.)





Pin Description

P	IN	NAME	FUNCTION					
QFN	UCSP	NAME	FUNCTION					
1	A1	V+	Input Voltage Supply. Input voltage range is 2.6V to 5.5V. Connect a 2.2µF capacitor from V+ to PGND.					
2	A2	VP	High-Current Input Supply. Connect to V+.					
3	А3	CTRL	Brightness Control Input. LED brightness is controlled by the voltage applied to CTRL. Varying the voltage from 0 to +1.62V adjusts the brightness from dim to bright, respectively. Any voltage above +1.62V does not increase brightness.					
4	A4	COMP	Compensation Input. Connect a 0.022µF capacitor (C _{COMP}) from COMP to GND. C _{COMP} stabilizes the converter and controls soft-start. C _{COMP} discharges to GND when in shutdown.					
5	B4	GND	Ground. Connect to PGND at a single point near the IC.					
6	C4	EN1	Enable 1 Input. Drive EN1 high to enable the main-display LEDs. Pull EN1 low to turn off the main-display LEDs. Pull both EN1 and EN2 low to place the IC in low-current shutdown mode.					
7	D4	EN2	Enable 2. Drive EN2 high to enable the subdisplay LEDs. Pull EN2 low to turn off the subdisplay LEDs. Pull both EN1 and EN2 low to place the IC in low-current shutdown mode.					
8	D3	CS	Current-Sense Feedback Input. Connect a resistor (R _{SENSE}) from CS to GND to set the LED bias current. The voltage at CS regulates to V _{CTRL} / 10 or +0.162V, whichever is lower.					
9	D2	OUT2	Display Switch Output. OUT2 is internally connected to CS when only the main display is lit. OUT2 is internally connected to OUT1 when only the subdisplay is lit. OUT2 is high impedance when both displays are lit and when the IC is shut down.					
10	D1	OUT1	Overvoltage Sense. When V _{OUT1} is greater than 27V (18V on the MAX1582Y), the internal n-channel MOSFET turns off until V _{OUT1} drops below 25V (16.7V on the MAX1582Y), then the IC re-enters soft-start. Connect a 0.1µF capacitor from OUT1 to PGND.					
11	C1	LX	Inductor Connection. During shutdown, this pin is high impedance.					
12	B1	PGND	Power Ground. Connect to GND at a single point near the IC.					
EP		EP	Exposed Paddle. Connect directly to GND and PGND under the IC.					




Figure 1. Functional Diagram

Detailed Description

The MAX1582's high efficiency and small size make it ideally suited to drive up to six series-connected LEDs (four LEDs for the MAX1582Y). Separate enable inputs are provided to control the main and subdisplay backlighting. The MAX1582/MAX1582Y operate as a boost DC-to-DC converter that regulates output current rather than voltage. It provides even illumination by sourcing the same output current through each LED, eliminating the need for expensive factory calibration. The fast 1MHz internal oscillator allows for a small inductor and small input and output capacitors while minimizing input and output ripple.

Shutdown for Main and Subdisplay

The MAX1582/MAX1582Y have two enable inputs (EN1 and EN2) used to enable or shutdown the main and subdisplay LEDs. When EN1 and EN2 are both high, all LEDs are lit. With EN1 high and EN2 low, the main-display LEDs are lit, and the subdisplay LEDs are shorted by the MAX1582/MAX1582Y. With EN1 low and EN2 high, the main-display LEDs are shorted and the subdisplay LEDs are lit.

When both EN1 and EN2 are low, the MAX1582/MAX1582Y enter shutdown, reducing supply current to 0.01µA (typ). Although the internal n-channel MOSFET does not switch in shutdown, there is still a DC-current

path between the input and the LEDs through the inductor and Schottky diode. To ensure the LEDs remain off when the MAX1582/MAX1582Y are in shutdown, the minimum input forward voltage of the LED array must exceed the maximum input voltage. Typically, the leakage current through the LEDs in shutdown is less than 1µA.

Soft-Start

The MAX1582/MAX1582Y attain soft-start by charging C_{COMP} gradually with a current source. When V_{COMP} rises above 1.25V, the internal MOSFET begins switching, but at a reduced duty cycle. When V_{COMP} rises above 2.25V, the duty cycle is at its maximum.

Overvoltage Protection

OVLO occurs when V_{OUT1} rises above 27V (18V for the MAX1582Y). The protection circuitry stops the internal MOSFET from switching and causes V_{COMP} to decay to GND. The device comes out of OVLO and into soft-start when V_{OUT1} falls below 25V (16.7V for the MAX1582Y).

_Design Procedure

Adjusting LED Current

Adjusting the MAX1582/MAX1582Ys' output current changes the brightness of the LEDs. The LED current is set by the voltage at CTRL (VCTRL) and the senseresistor value (RSENSE):

$$I_{LED} = \frac{V_{CTRL}}{10 \times R_{SENSE}}$$

The V_{CTRL} voltage range for adjusting output current is 0 to +1.62V. To set the maximum current, calculate R_{SENSE} when V_{CTRL} is at its maximum as follows:

$$R_{SENSE} = \frac{1.62}{10 \times I_{LED(MAX)}}$$

Power dissipation in R_{SENSE} is typically less than 5mW; therefore, a standard chip resistor is sufficient.

PWM Dimming Control

CTRL is also used as a digital input, allowing LED brightness control with a logic-level PWM signal applied directly to CTRL. The frequency range is from 200Hz to 200kHz, while 0% duty cycle corresponds to zero current and 100% duty cycle corresponds to full current. The error amplifier and compensation capacitor form a lowpass filter, so PWM dimming results in DC current to the LEDs without any additional RC filters required.

Capacitor Selection

The exact values of input and output capacitors are not critical. The typical value for the input capacitor is $2.2\mu F$, and the typical value for the output capacitor is $0.1\mu F$. Larger value capacitors can be used to reduce input and output ripple, but at the expense of size and higher cost.

 C_{COMP} stabilizes the converter and controls soft-start. Connect a 0.022 μ F capacitor from COMP to GND. The minimum value for C_{COMP} is C_{OUT} / 10. The soft-start time is found from:

$$t_{SS} = C_{COMP} \times \left(\frac{1.25V}{5\mu A}\right)$$

Inductor Selection

Recommended inductor values range from $10\mu H$ to $47\mu H$. A $22\mu H$ inductor optimizes the efficiency for most applications, while maintaining a low $15mV_{P-P}$ input ripple. With input voltages near 5V, a larger value of inductance may be more efficient. To prevent core saturation, ensure that the inductor saturation current rating exceeds the peak inductor current for the application. Calculate the peak inductor current with the following formula:

$$I_{PEAK} \cong \ \frac{V_{OUT1(MAX)} \times I_{LED(MAX)}}{0.8 \times V_{IN(MIN)}} \ + \ \frac{V_{IN(MIN)} \times 0.8 \mu s}{2 \times L}$$

Schottky Diode Selection

The MAX1582/MAX1582Ys' high switching frequency demands a high-speed rectification diode (D1) for optimum efficiency. A Schottky diode is recommended due to its fast recovery time and low forward-voltage drop. Ensure that the diode's average and peak current rating exceeds the average output current and peak inductor current. In addition, the diode's reverse breakdown voltage must exceed V_{OUT1}. The RMS diode current can be calculated from:

$$I_{DIODE(RMS)} \cong \sqrt{I_{OUT1} \times I_{PEAK}}$$

Applications Information

PC Board Layout

Due to fast-switching waveforms and high-current paths, careful PC board layout is required. An evaluation kit (MAX1582EVKIT) is available to speed design.


When laying out a board, minimize trace lengths between the IC and RSENSE, the inductor, the diode, the input capacitor, and the output capacitor. Keep traces short, direct, and wide. Keep noisy traces, such as the LX node trace, away from CS. The input bypass capacitor (CIN) should be placed as close to the IC as possible. For the thin QFN package, PGND and GND should be connected directly to the exposed paddle underneath the IC. The ground connections of CIN and COUT1 should be as close together as possible. The traces from IN to the inductor and from the Schottky diode to the LEDs can be longer.

_Chip Information

TRANSISTOR COUNT: 2546


PROCESS: BiCMOS

Pin Configurations (continued)



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMMON DIMENSIONS												
PKG	12	L 4×	4	16	L 4×	4	20	L 4x	4	24	4L 4×	:4
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
AL	0.0	20.0	0.05	0.0	0.02	0.05	0.0	20.0	0.05	0.0	0.02	0.05
A2	0.20 REF 0.20 REF 0.20 REF					F	0	.20 RE	F			
b	0.25	0.30	0.35	0.25	0.30	0,35	0.20	0.25	0.30	0.18	0.23	0.30
D	3,90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
6	(.80 BS	C.	0	.65 BS	C.	0.50 BSC.			0.50 BSC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
N		12			16		20		24			
ND		3		4		5			6			
ΝE		3		4		5		6				
Jedec Var.		WGGB			WGGC		,	√GGD-:	1	WGGD-2		


L E	XPUS	SED_	PAD	VAR	STALL	NN2			
PKG.	n Da		DS ES				KE DS ES		DOWN Bonds
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	ALLOVED		
T1244-2	1.95	2.10	2.25	1.95	2.10	2.25	ND		
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND		
T1644-2	1.95	2.10	2,25	1.95	2.10	2.25	ND		
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T1644-4	1.95	2.10	2,25	1.95	2.10	2,25	ND		
T2044-1	1.95	2.10	2.25	1.95	2.10	2.25	ND		
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	ND		
T2444-1	2.45	2.60	2.63	2.45	2.60	2.63	ND		
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES		
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	ND		

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- N IS THE TOTAL NUMBER OF TERMINAL NUMBERING JESD 95-1 SPP-012, DETALS OF TERMINAL #1 IDENTIFIER THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY
- DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- & NO AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- A COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-1, T2444-3 AND T2444-4.

DALLA:	\$/N/X		
12, 16, 20, 24	L THIN QFN, 4x4x0.8mm		
APPROVAL	21-0139	REV. C	2/2

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.